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 This article presents extraction of small signal model parameters and TCAD 
simulation of novel asymmetric field plated dual material gate AlGaN/GaN 
HFET first time. Small signal model is essential for design of LNA and 
microwave electronic circuit by using the proposed superior performance 
HFET structure. Superior performances of device are due to its dual material 
gate structure and field plate that can provide better electric field uniformity, 
suppression of short channel effects and improvement in carrier transport 
efficiency. In this article we used direct parameter extraction methodology in 
which S-parameters of device were measured using pinchoff cold FET 
biasing. The measured S-parameters are then transformed into Y-parameters 
to extract capacitive elements and then in to Z-parameters to extract series 
parasitic elements. Intrinsic parameters are extracted from Y-parameters after 
de-embedding all parasitic elements of devce. Microwave figure of merits 
and dc performance are also studied for proposed HFET. The important figure 
of merits of device reported in the paper include transconductance, drain 
conductance, current gain, transducer power gain, available power gain, 
maximum stable gain, maximum frequency of oscillation, cut-off frequency, 
stability factor and time delay. Reported results are valdated with 
experimental and simulation results for consistency accuracy. 
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1. INTRODUCTION  
Due to unique properties of GaN material, it is possible to obtain large current densities in GaN-
based HFETs [1], [2]. GaN based devices are also very useful for high frequency high temperature 
microwave applications such as radar systems [3], [4]. In the recent past, studies have been done on 
asymmetric MOSFETs [5], junctionless FETs [6] and dual material gate AlGaAs/GaAs HEMTs structures 
that uses two metals of different work functions [7]. Since analytical models help us to understand internal 
solid state device physics thus expected to be consistent with physical behavior of device. An accurate small 
signal model of HFET is extremely valuable for designing of important active circuits generally used for high 
frequency applications [8-9] 
These small signal compact models define physical characteristics and various limitations of active 
devices accurately [11], thus used for design of low noise power amplifiers by electronics and microwave 
engineers in industry. Small signal models of advanced devices are needed for CAD based simulations [12] 
for analysis and validation of newly developed device structures [13]. In present scenario, analytical models 
are much exploited for getting true feedback about optimization of fabrication process in semiconductor 
industries [14], [15]. In past most of small signal models developed for conventional HEMT structures are 
based on various approaches of device modelling [16], [17]. One of initial kind of detailed small signal 
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model that describe extraction procedure of FET structures, was proposed in 1988 by Dambrine, et al [18]. In 
recent past many researchers have developed variety of techniques and methods according to their used 
material system and conventional device structures [19], [20]. Requirement for development of small signal 
model for DMG AlGaN/GaN HEMT structure is felt since long but no such model for enhanced device 
structure is reported in recent past. In this paper we proposed small signal model for DMG GaN HFET 
structure incorporating field plate that can be exploited for advanced microwave circuit designs and for CAD 
based simulations.  
It is possible to classify some existing modeling methods in three broad categories: whole 
optimization, partial optimization [21] and direct extraction methods [22], [23]. For the propoed DMG 
AlGaN/GaN HFET, the direct parameter extraction approach is used as it provides better consistency 
between parameter values and physical structure of device. This approach also facilitates extraction process 
to run faster than other techniques described earlier. Extraction is carried out using low as well as higher 
frequency as cold FET structure thus assures higher extraction accuracy [24]. Extracted small signal model 
parameters and dc as well as ac simulation results can provide clear insight about use of proposed device for 
microwave ranges of frequencies.  
 
 
2. DEVICE STRUCTURE AND MODEL FORMULATION   
2.1. Device Structure for Parameter Extraction and TCAD Simulations 
Self explanatory schematic view of device structure of dual channel dual material gate Al0.3Ga0.7N/ 
GaN HFET is shown in Figure 1(a). In the proposed unique device the dual material concepts are based on 
previously fabricated devices by W. Long et al. [7]. Epitaxial layers of HFET were grown by MOCVD on a 
2.5-inch sapphire substrate. Drain and source terminal ohmic contacts were formed by Ti/Al/Ni/Au metal 
stacks, followed by rapid thermal annealing at 884ºC for 50 seconds in nitrogen environment. Dual material 
gate was e-beam defined keeping total gate length of 1µm. Ni/Au metallization process was used to form 
dual metal gate Schottky contacts with the AlGaN cap layer. A Si3N4 surface passivation layer was deposited 
using PECVD. In order to reduce source inductance via-holes were formed using plasma dry etching. Field 
plate is formed to increase E-field uniformity that further reduces current collapse in device (Li, et al., 2016).  
For completing the fabrication process of the device using 100µm
2
 gate area a standard gold plated 
air brdge process was used. Metals M1 (Au) and M2 (Ni) having work functions ϕM1(=5.3eV) and  ϕM2 (=4.4 
eV) respectively define dual metal gate with width W (=100𝝻m) for the device. A 3nm AlGaN cap layer 
forms interface between n-Al0.3Ga0.7N layer of 18 nm thickness that is followed by UID AlGaN spacer layer 
of 3 nm thickness. Purpose of introducing UID AlGaN spacer layer is to reduce ionized impurity scattering. 
A 2μm thick GaN channel layer is used to form heterointerface that creates 2-DEG conductive channel in the 
device. Sapphire substrate is used for device structure as it can withstand higher operating temperature as a 





Figure 1. (a) Cross sectional schematic of enhanced asymmetric DMG Al0.3Ga0.7N/GaN HFET (b) Small 
signal equivalent circuit model 
 
 
2.2. Analytical Small Signal Circuit Mode Description 
Figure 1(b) represents small signal equivalent circuit model for the proposed unique device 
structure. Rg, Rs and Rd represent parasitic resistances of gate, source and drain respectively. Ls, Ld, Lg 
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represent source, drain and gate electrodes inductances respectively. Cpd, Cpg, and Cpgd, represent device 
contact pad capacitances between drain-source, gate-source and gate drain respectively. Cpdi, Cpgdi, and Cpgi 
are inter-electrodes capacitances between drain-source, gate-drain and gate-source respectively. Rgs and Rgd 
represent input and output channel region resistances. Cds, Cgs, and Cgd, represent intrinsic capacitances 
between drain-source, gate-source and gate-drain respectively. gds and gm represents drain conductance and 
transconductance of device.  The gmVgs in small signal model represent current generator in the output circuit, 
where Vgs represents as gate to source voltage with a phase shift of e
-jωτ. Symbol (τ) represents transit time 
through the velocity saturated region of the 2DEG-channel. The ω is angular frequency (rad/sec) of the 
applied RF signal at gate terminal of device. 
 
2.3. Method for Parameter Extraction 
Parameter extraction is performed by using direct method as suggested by Minasian [25] and later 
modified by Dambrine et al [18] and Berroth and Bosch [26]. Initially S-parameter extraction is carried out 
for shunt extrinsic elements of device under pinch off mode of biasing keeping frequency with in 5GHz 
range thre after for series elements at higher frequency range. These measured S-parameters are then 
successively transformed into Y-parameters and then in to Z-parameters in order to obtain values of all the 
shunt and series parasitic elements. Again after de-embedding of all the parasitic elements, the intrinsic Y-
parameters are obtained. At the end intrinsic elements are derived by separating real and imaginary parts of 
intrinsic Y-parameters.  
  
2.4. Extrinsic Parameters Extraction and Analytical Expressions 
The extrinsic capacitive elements are extracted from imaginary Y-parameters under pinch-off 
condition (Vgs < Vpinch-off and Vds=0V). Now the equivalent voltage controlled current source forming intrinsic 
part of device is disabled. In case of low frequency input in the range of 5 GHz, the whole circuit can be 
treated as a capacitive network as shown in Figure 2(a). Following Equations can appropriately describe the 
relationship between extrinsic capacitances and imaginary parts of the Y-parameters under pinched off 
condition:  
  
   11Im pg gsi gsp gdp gdi pgdY j C C C C C C           (1) 
 
   12 21Im Im ( )gdp gdi pgdY Y j C C C           (2) 
 
   22Im dsp pd dsi gdp gdi pgdY j C C C C C C           (3)  
 
In Figure 2(b) imaginary Y-parameter curves with in frequency range of 5GHz are shown. It is clear 
that Y-parameters have sufficient linearity at low frequency range (below 5GHz). Therefore, the parasitic 
capacitances can be safely extracted from the slop of imaginary Y-parameter curves.   
Here, Cgsp, Cgdp and Cdsp provide intrinsic substitute of pinched of cold FET part of circuit. Assumption is 
made as [27] 
 
12dsp pdC C          (4) 
 
Due to asymmetric device structure ratio of gate-drain spacing with that of gate-source spacing is 1.5. So the 
relationship of its capacitance can be expressed as 
 
1.5gsp gdpC C          (5) 
 
Since size and shape of all pads are same so these capacitances can be treated as equal in value as 
 
pg pd pgdC C C          (6) 
 
Considering device structure Cdsi is larger than pad capacitances. An assumption is made here as 
 
gdp gdiC C          (7) 
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Under high frequency small input signal with gate forward biased (Vgs≥0) drain at zero potential 
(Vds=0V), small signal equivalent circuit is reduced as in Figure 3(a). In this condition gate leakage current 
(Ig) flows and internal device capacitances are shunted with conductance open circuited. Since all inter 
electrodes capacitances are inside of parasitic resistance so no approximation needed by keeping precision of 







s g s g
g gf sf
R KT
Z R R j L L




       













           (9) 
 
   22
1 1
s d c s d
df sf
Z R R R j L L
j C j C

 





Figure 2. (a) Reduced equivalent circuit under low frequency cold FET pinchoff condition (b) Imaginary Y-
parameters versus frequency plot 
 
 
In the above expressions, Rc, represents channel resistance and r represents ratio of channel 
resistance between gate to drain and gate to source i.e (r=Rcgd/ Rcgs). As per our proposed asymmetric device 
structure value of r is 1.5 considering source and drain separation from gate. Cdf, Cgf and Csf, represent 
fringing capacitances resulting at drain, gate and source terminals respectively in cold FET high frequency 
equivalent circuit. Also kT/qIg in Equation (8) gives the differential resistance of the Schottky diode. In this 
expression, , K and T represent ideality factor of diode, Boltzmann constant and absolute ambient 
temperature respectively. Now by transforming Y-parameters in to Z-parameters, Rg, Rs and Rd can be 
extracted from the Re (Zij) curves. By multiplying ω by imaginary parts of impedances, following 
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The ωIm(Zij) versus ω
2 
plot is shown in Figure 3(b). Slop of these curves can be used to extract 
values of Lg, Ld and Ls respectively. The imaginary part of the Z-parameters increases linearly with 
frequency but real part is independent from frequency variations. The value of Rc is determined by forming 
following Equations by using pinch off Z-parameters as follows 
 
22 -Re( )pinch off s dZ R R          (14) 
 
Also, from Equation (10) it is noted that 
 
22Re( ) c d cZ R R R           (15) 
 
22 22 -Re( ) Re( )c pinch offR Z Z         (16) 
 
2.5. Intrinsic Parameters Extraction and Analytical Expressions 
The intrinsic part of the device can be described by the following Y-parameters: 
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21 u            (21) 
 
gs gsu C R          (22) 
 
21 v            (23) 
 
gd gdv C R          (24) 
 
Therefore, the value of individual intrinsic parameter can be derived from Equations (17) to (20) by 
separating real and imaginary parts of Y11int, Y12int, Y21int and Y22int and using following expressions  
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Extrinsic parameters as listed in Table 1, are extracted for 1x100µm
2 
gate size device at ambient 
temperature (T) =305K. The capacitances are extracted for fL=0 to 5GHz, Vgs= -8V, Vds=0V. For series 
inductances and resistances, fH=5 to 200GHz, Vgs = -3V, Vds=0V is applied. Intrinsic parameters as listed in 
Table 2, are extracted from S-parameters measured at Vds=10V and Vgs= -1V, T=305K, fH=5 to 200 GHz. 
These parameters are also validated with recently reported results [28] [29]. 
 
 
Table 1. Extracted extrinsic parameters of small signal circuit model 
Extrinsic Parameters Lg Ls Ld Rg Rd Rs Cpg Cpd Cpgd Cdsi Cgsi Cgdi 
Value 42.4pH 0.6pH 52.5pH 6.5Ω 11.2Ω 4.2Ω 18fF 23fF 13fF 18fF 18fF 5fF 
 
 
Table 2. Extracted intrinsic parameters of small signal circuit model 
Intrinsic Parameter Cgd Cgs Cds Rgd Rgs gds gm τ 
Value 2.22fF 1.23fF 2.12fF 1.8KΩ 3.1Ω 500mS/mm 800mS/mm 0.91pS 
 
 
2.6. Characterization and Modelling of Microwave Figures of Merits 
Microwave performance of device was characterized using Agilent Technologies N5230A network 
analyzer. The system calibration ensured with a short-open load-through calibration standard. Figure 4 shows 
block diagram for extraction of S-parameters by using two port matching lossless output and input network. 
Circuit shows Es, Zs and ZL as excitation source, source impedance and load impedances respectively. Pi , PA, 
PL and Pavo represent input power, available input power, power delivered to load and available power at 
output respectively.  
Paper models following figure of merits for proposed unique device P 
Transducer power gain (GTP)  
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Since Pavo≤ PA, thus power gain GAP ≥GTP 
Maximum available gain (GMAX) occurs for the simultaneous conjugate match at the input and 








           (36) 
 
Where k represents stability factor of device and obtained as  
 
2 2 2
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       (37) 
 
Maximum stable gain (GMS) occurs when the two port are resistively loaded till stability factor becomes unity 









          (38) 
 
Maximum unilateral transducer power gain (GUTPM) is obtained when the transistor becomes unconditionally 
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Cut off frequency (ft) for DCDMG AlGaN HEMT at which short circuit current gain rolls off to 0 dB can be 
obtained as  
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 2 ( )[1 ] ( )
m
t
gs gd s d ds gd m s d
g
f
C C R R g C g R R

    
     (42) 
 
Maximum oscillation frequency (fmax) can be determined by using intrinsic and extrinsic components of 
device as  
 
max
2 (( ) 2 )
t
g s gs ds t gd g
f
f
R R R g f C R

  





Figure 4. Block diagram of matching impedance network for s-parameters measurement 
 
 
3. RESULTS AND DISCUSSIONS 
We used MATLAB and Silvaco TCAD ISE [13] as modeling and device simulation tools 
respectively for our research work. GaN material based device models (print srh, albrct.n) and polarization 
based models are applied for considering piezoelectric and spontaneous polarization effects at the 
heterointerface of the GaN device structure as described in ATLAS user manual of Sivaco TCAD.  
Figure 5(a) shows comparison of simulated [13] and experimental [30] output current voltage characteristics 
of device for various gate-to-source voltages (Vgs). Figure 5(b) shows comparison of simulated and 
experimental [30] input characteristics of DMG AlGaN/GaN HFET. It is evident from graph that gate has 
effective control on drain current in DE mode of operation. 
The device stability analysis has been done with the help of Smith plots. Figure 6(a) shows model 
and measured s-parameters [29]. Smith plots analysis reveals that proposed device capacitance increases with 
frequency. At the lowest input frequency the input reflection coefficient, i.e.S11=+1, represents maximum 
reflection and open circuit. With the rise in frequency the input reflection coefficient moves towards 
clockwise direction in the circle of capacitance and approaches to the matching point at S11=0. Since, at the 
matching point no reflections would occur because of the impedance matching and this confirms good 
performance of device at higher frequency range. Similarily output reflection coefficient S22 moves from 
maximum reflection to minimum reflection towards matching point in the circle of capacitances. Graphs also 
depicts that with rise in frequency, both the transmission coefficients (S21) and (S12) move towards 





Figure 5. (a) Output current voltage (Id-Vds) characteristics simulated (dashed lines with symbols) 
experimental (solid lines symbols) (b) Transfer (Id-Vgs) characteristics curve 
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The device simulation and measured gains [19], [30] are plotted as a function of frequency at a gate 
bias of Vgs=-1V in Figure 6(b). On comparison the results and found to be within close conformity thus 
validating device performance in microwave frequency range. Graph clearly demonstrates that the gains 
decrease with the rise in frequency and the cut-off frequency (ft) occurs at 68 GHz and maximum oscillation 
(fmax) occurs at 178GHz. In Figure 7(a), the variation of capacitances i.e. Cgd, Cgs, Cgg and Cds are 
demonstrated with the rise in frequency. It clealy shown that capacitance values remain almost constant up to 
200GHz frequency range that is covering maximum oscillation frequency of device. Figure 7(b) 
demonstrates the simulated and experimental variation of cutoff frequency with Vgs at the Vds=24 V. Figure 8 
shows variation of simulated and experimental transconductance with Vgs. Comparison of simulation and 




Figure 6. S-parameters (S11, S12, S21 and S22) plot on smith chart, simulated (dashed blue lines) measured 
(solid red lines) at bias Vds=24V and Vgs= -1V, frequency fstart=1GHz and fstop=200 GHz (b) Gains versus 




Figure 7 (a) Capacitances versus frequency plot model (dashed lines with circles) simulation (solid lines with 
diamonds) at Vds=5V and Vgs= -1V (b) Cutoff frequency versus Vgs plot, simulation (solid line with 




Figure 8 Transconductance (gm) versus gate to source voltage (Vgs) 
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4. CONCLUSION  
Finally it can be concluded that the extracted small signal model parameters of dual material gate 
Al0.3Ga0.7N /GaN HFET structure are accurate and predict proposed device suitability for LNA that can 
operate in microwave range of frequencies. Device structure is simulated for analysis of transfer 
characteristics, output current voltage characteristics and microwave figure of merits. Simulated results are 
compared with experimental data to analyze device performance and behavior under dc biasing. We obtained 
maximum oscillation frequency (fmax) of 178 GHz and cut-off frequency (ft) of 68 GHz as enhanced device 
features. Important figure of merits analysed and reported in the article include current gain |H21|, transducer 
power gain (GTP), unilateral transducer power gain (GUTP), maximum stable gain (GMS), maximum available 
gain (GMAX), transconductance (gm), drain conductance (gds), stern stability factor (k), available power gain 
(GAP) and time delay (τ) to assess microwave performance of proposed device. Extracted parameters are 
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